



**UNITED STATES DEPARTMENT OF COMMERCE**  
**United States Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/408,429 09/29/99 SANDORFI

M 07072/086001

022494 TM02/0914  
DALY, CROWLEY & MOFFORD, LLP  
SUITE 101  
275 TURNPIKE STREET  
CANTON MA 02021-2310

EXAMINER

TRAN, D

ART UNIT

PAPER NUMBER

2186

DATE MAILED:

09/14/01

**Please find below and/or attached an Office communication concerning this application or proceeding.**

**Commissioner of Patents and Trademarks**

# Office Action Summary

Application No.

09/408,429

Applicant(s)

SANDORFI, MIKLOS

Examiner

Denise Tran

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 02 July 2001.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

**FINAL ACTION**

1. The applicant's amendment filed 7/02/01 has been considered. Claims 1-19 are presented for examination.
2. The provisional obviousness type double patenting rejection is maintained until a timely terminal disclaimer has been filed.
3. The 112 second rejection has been withdrawn due to the applicant's amendment.
4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stolt et al., U.S. Patent No. 5721860, (hereinafter Stolt), in view of Chin et al., U.S. Patent No. 6286083 B1, (hereinafter Chin).

As per claim 1, Stolt teaches the invention substantially as claimed, a microprocessor interface disposed between a memory and a microprocessor (e.g., fig. 1, el. DP or MC), comprising: a semi conductor integrated circuit (e.g., col. 3, line 32 and et seq.); a data rebuffering section (e.g., fig. 2, el. BED, QMUD, DPU) adapted to couple data from a one of a plurality of data ports to a data port of a microprocessor selectively

in accordance with a control signal (e.g. figs 1-2, coupling one of data ports to a microprocessor port); a main memory interface (e.g., fig. 2, el. MMID and/or MCL) adapted for coupling to the memory for the microprocessor, such main memory interface being coupled to the data rebuffering section for providing control signals to the memory for enabling data transfer between the memory and the microprocessor through the data rebuffering section (e.g., col. 5, line 22 and et seq.). Stolt does not explicitly show a main memory. Chin shows a main memory (e.g., col. 5, line 5 and et seq.) as well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the SDRAM/ADRAM memory of Stolt as a main memory because it would provide storing application programs and data for the system.

As per claims 2-4, 9-11, Stolt shows wherein the memory is a selected one of a plurality of memory types each (e.g., abstract) and wherein the main memory interface is configured in accordance with the selected one of the plurality of memory types to provide data being transferred between the processor and the memory through the main memory interface (e.g., col. 5, line 22 and et seq.); and one memory type is a SDRAM; each memory type having a different data transfer protocol and the main memory interface is configured to provide a proper memory protocol to data being transferred (e.g., col. 2, line 11 and et seq.; col. 5, line 35 and et seq.). Stolt does not explicitly show a main memory. Chin shows a main memory (e.g., col. 5, line 5 and et seq.) as well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the SDRAM/ADRAM

memory of Stolt as a main memory because it would provide storing application programs and data for the system. Furthermore, Stolt does not explicitly show the use of RDRAM. "Official Notice" is taken that both the concept and the advantages of providing RDRAM are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a RDRAM because it would provide a high speed memory accessing.

As per claim 5-8, Stolt shows a second integrated circuit for controlling the first integrated circuit (e.g., fig.2, DC component), having a controller adapted for coupling to the main memory interface, such controller being adapted to produce a main memory access control signal (e.g., fig. 2, IRQ, ORQ); the data rebufferring section including a selector responsive to the control signal for coupling data between a selected one of the data ports and the data port of the processor (e.g., fig. 2, el. BED, QMUD, DPU including transfer signals responsive to a command to select the flow of data; and col. 5, line 20 and et seq.); the data rebufferring section including a selector responsive to a control signal for coupling the data port of the processor to either :a selected one of data port; or the main memory (e.g., fig. 2, el. BED, QMUD, DPU including transfer signals responsive to a command to select the flow of data; and col. 5, line 20 and et seq.); a data distribution unit having a plurality of ports each one of the ports being coupled to a corresponding one of: a selector, a RAM, an interrupt request controller, the processor port, and the main memory interface (e.g., fig. 2, el. BED, QMUD, DPU). Stolt does not explicitly show a main memory has a two portion address locations, one portion being addressed by the main memory interface in response to the processor and the other

portion being addressed by the main memory interface in response to the controller.

Chin shows a main memory (e.g., col. 5, line 5 and et seq.) as well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the SDRAM/ADRAM memory of Stolt as a main memory because it would provide storing application programs and data for the system. "Official Notice" is taken that both the concept and the advantages of providing a memory with separate address portions for a different controller are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a memory with two portion address locations being addressed by two controllers because it would allow data processing independently and data integrity.

As per claims 12-14 and 19, Stolt shows the main memory interface comprising: a processor/main memory interface control section adapted to provide control signals between section and the processor and the controller (e.g., fig. 2, els. ICIC, DSPM, registers and/ or IRQ, ORQ, MCL). Stolt show each memory type having a different data transfer protocol and a main memory controller is configured to provide a proper memory protocol to data being transferred between the microprocessor and memory through the main memory interface (e.g., fig. 2, els. ICIC, DSPM, registers and/ or IRQ, ORQ, MCL; col.2, line 11 and et seq. and col. 8, line 10 and et seq) and being configured in accordance with a control signal provided by the microprocessor to address a selected one of a plurality of potential memory capacities, the control signal supplied by the microprocessor indicating to the main memory controller the particular

Art Unit: 2186

one of the plurality of potential memory capacities of the main memory (e.g., col.7, line 18 and et seq.). Stolt and Chin do not explicitly show a mask to transform the address to an address in the second section of the memory. "Official Notice" is taken that both the concept and the advantages of providing for providing a mask to transform the address are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a mask to transform the address to Stolt and Chin because it would provide a selected group of bits of an address, thereby it allow independently, and flexibility supporting a different types of memory addresses portions.

As per claims 15-18, Stolt teaches one memory type is a SDRAM (e.g., abstract); the main memory interface including an error correction and detection unit coupled between the distributor and the main memory controller (e.g., fig. 2, el. Error bus; col.4, line 42 and et seq.); Stolt does not explicitly show the use of RDRAM and Power PC microprocessor. "Official Notice" is taken that both the concept and the advantages of providing RDRAM are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a RDRAM because it would provide a high speed memory accessing. . "Official Notice" is taken that both the concept and the advantages of providing Power PC microprocessor are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a Power PC microprocessor because it would maintain compatibility with the other components IBM product.

6. Applicant's arguments with respect to claims 1-19 have been considered but are moot in view of the new ground(s) of rejection.

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (703) 305-9823. The examiner can normally be reached on Monday, Thursday, and an alternate Wed. from 8:30 a.m. to 6:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for



Application/Control Number: 09/408,429  
Art Unit: 2186

Page 8

the organization where this application or proceeding is assigned are (703) 7467-239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

D.T.

D.T.  
September 9, 2001



MATTHEW KIM  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100